Search Results -

| Terms | Documents | |
|--------------------------------|-----------|--|
| L1 same (interrupt or request) | 14 | |

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

| L2 | | Refine Search |
|---------------|--|---------------|
| Recall Text 🗲 | | Interrupt |

Search History

DATE: Wednesday, October 26, 2005 Printable Copy Create Case

Set Name Query
side by sideHit Count Set Name result setDB=PGPB, USPT, USOC; PLUR=YES; OP=ORL2L1 same (interrupt or request)14L2L1("virtual machine" or VM) same multiplex\$3235L1

Search Results -

| Terms | Documents |
|-------|-----------|
| L2 | 0 |

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database

Database:

JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins

Search:



Clear

Search History

DATE: Wednesday, October 26, 2005 Printable Copy Create Case

| Set Name Query | Hit Count S | <u>Set Name</u> |
|--|-------------|-----------------|
| side by side | | result set |
| DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP= | OR | |
| <u>L3</u> L2 | 0 | <u>L3</u> |
| DB=PGPB,USPT,USOC; PLUR=YES; OP=OR | | |
| <u>L2</u> L1 same (interrupt or request) | 14 | <u>L2</u> |
| <u>L1</u> ("virtual machine" or VM) same multiplex | \$3 235 | <u>L1</u> |

Search Results -

| Terms | Documents |
|---|-----------|
| (700/1 710/260 710/261 710/262 710/263 710/264 710/265 710/266 710/267 710/268 710/269 710/200 710/40 710/48 710/49 711/6 711/151 711/203 718/1 718/100 718/103 718/108 712/224 712/244).ccls. | 7623 |

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database Database: JPO Abstracts Database **Derwent World Patents Index** IBM Technical Disclosure Bulletins L1 Refine Search Recall Text 🚄 Interrupt Clear

Search History

DATE: Wednesday, October 26, 2005 Printable Copy Create Case

Set Name Query

side by side

Hit Count Set Name result set

L1

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

710/260-269,200,40,48,49,712/224,244;718/1,100,103,108;711/6,151,203;700/1.ccls.

7623

END OF SEARCH HISTORY

Search:

Search Results -

| Terms | Documents |
|-----------|-----------|
| L1 and L3 | 34 |

Database:
US Pre-Grant Publication Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L4

Search:

Recall Text
Clear

Interrupt

Search History

DATE: Wednesday, October 26, 2005 Printable Copy Create Case

| <u>Set Name</u> | <u>e Query</u> | Hit Count | <u>Set Name</u> |
|-----------------|--|-----------|-----------------|
| side by side | | | result set |
| DB=P(| GPB, USPT, USOC; PLUR=YES; OP=OR | | |
| <u>L4</u> | 11 and L3 | 34 | <u>L4</u> |
| <u>L3</u> | processor same memory same interrupt same ("virtual machine" or VM) | 76 | <u>L3</u> |
| <u>L2</u> | L1 | 7623 | <u>L2</u> |
| <u>L1</u> | 710/260-269,200,40,48,49;712/224,244;718/1,100,103,108;711/6,151,203;700/1.ccls. | 7623 | <u>L1</u> |

Search Results -

| Terms | Documents |
|---|-----------|
| processor same memory same (interrupt near2 request) same ("virtual machine" or VM) | 10 |

Database:

Database:

Database:

Database:

Database:

Database:

Database:

Database:

Derwent World Patents Index IBM Technical Disclosure Bulletins

L2

Recall Text Database

Clear

Interrupt

Search History

DATE: Wednesday, October 26, 2005 Printable Copy Create Case

| Set Name side by side | Query | Hit Count | <u>Set</u> <u>Name</u> result set |
|-----------------------|---|--------------|---|
| DB=PC | GPB, USPT, USOC; PLUR=YES; OP=OR | | |
| <u>L2</u> | processor same memory same (interrupt near2 request) same ("virtual machine" or VM) | 10 | <u>L2</u> |
| <u>L1</u> | processor same memory same interrupt same ("virtual machine" or VM) | 76 | <u>L1</u> |

Search Results -

| Terms | Documents |
|---|-----------|
| processor same memory same (interrupt near2 request) same ("virtual machine" or VM) | 2 |

Database:

Database:

Database:

Database:

Database:

Database:

Derivent World Patents Index IBM Technical Disclosure Bulletins

L3

Recall Text

Clear

Interrupt

Search History

DATE: Wednesday, October 26, 2005 Printable Copy Create Case

| Set Name side by side | Query | Hit Count | Set Name result set |
|-----------------------|---|--------------|---------------------------|
| DB=EI | $PAB,JPAB,DWPI,TDBD;\ PLUR=YES;\ OP=OR$ | | |
| <u>L3</u> | processor same memory same (interrupt near2 request) same ("virtual machine" or VM) | 2 | <u>L3</u> |
| DB=PC | GPB,USPT,USOC; PLUR=YES; OP=OR | | |
| <u>L2</u> | processor same memory same (interrupt near2 request) same ("virtual machine" or VM) | 10 | <u>L2</u> |
| <u>L1</u> | processor same memory same interrupt same ("virtual machine" or VM) | 76 | <u>L1</u> |



Home | Login | Logeut | Access information | Alerts | Sitemap | Halp

Welcome United States Patent and Trademark Office

SUPPORT Search Results BROWSE SHARCH **HEE XPLORE GUIDE** Results for "((virtual machine<in>metadata) <and> (interrupt<in>metadata))<and> (p..." e-mail printer triencity Your search matched 1 of 1250969 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » Search Options View Session History Modify Search ((virtual machine < in > metadata) < and > (interrupt < in > metadata) | < and > (processor New Search Check to search only within this results set » Key Display Format: Citation Citation & Abstract HEEE JWL IEEE Journal or Magazine IEE JNL IEE Journal or Magazine REEE CINE IEEE Conference Proceeding 1. Test floor verification of multiprocessor hardware Saha, A.; Lin, J.; Lockett, C.; Malik, N.; Shamsi, U.; IEE CNF IEE Conference Proceeding Computers and Communications, 1996., Conference Proceedings of the 1996 IEEE Fifteenth Annual International are bein IEEE Standard Phoenix Conference on 27-29 March 1996 Page(s):373 - 377 Digital Object Identifier 10.1109/PCCC.1996.493659 AbstractPlus | Full Text: PDF(476 KB) IEEE CNF

Inspec*

Heip Contact Us Privacy & Security IEEE.org

♥ Copyright 2006 IEEE - All Rights Reserved



Home | Legin | Lagout | Access Information | Alerts | Silemap | Help

Welcome United States Patent and Trademark Office

35MOMS

HEER XPLOSH GUIDE

SEARCH

SUPPORT

Sectival Approximated trigonomy

Access this document View Search Results

Full Text: PDE (476 KB)

Download this citation Choose Citation

Download EndNote, ProCite, RefMan

Learn More

Rights & Permissions

» Learn More

Test floor verification of multiprocessor hardware

RISC 6000 Div., IBM, USA Saha A. Lin J. Lockett C. Malik N. Shamsi U.

This paper appears in: Computers and Communications, 1996., Conference Proceedings of the 1996 IEEE Fifteenth Annual

Publication Date: 27-29 March 1996 International Phoenix Conference on

On page(s): 373 - 377

Location: Scottsdale, AZ Meeting Date: 03/27/1996 - 03/29/1996

INSPEC Accession Number:5384976

Posted online: 2002-08-06 20:20:35.0 Digital Object Identifier: 10.1109/PCCC.1996.493659

same processor is stored in a different register each time until no more new registers are available, at which point a program interrupt is This verification is performed under the native operating system of the system under test. In our methodology, only a weak relative ordering of environments also establishes a process that applies equally well to simulation models as well as floor testing and is 100% portable across the two the system. This technique defines a maximal window during which exact ordering violations are checked. The methodology described here generated and the results at that time verified across the system. The test vectors are designed to make full use of the different registers in instruction issuance and completion times of loads are sufficient. The method ensures that data returned for each different load from the in weakly ordered multiprocessor systems with arbitrary streams of instructions and without restricting the level of sharing by the processors. they can be predicted for static checking at the end of the test program. The paper presents a methodology for detecting coherency violations same location without using some form of a "barrier" around the shared location. This allows the execution results to be deterministic so that Therefore, a common verification practice has been to either allow false sharing only or restrict multiple processors from accessing the exact ordering, races between accesses to the same coherence granule can result in non-deterministic results, thereby adding to the difficulty signals are not as readily available as they are in simulation models. Furthermore, in high performance MP systems which employ weak Verification of multiprocessor (MP) system hardware on the test floor for coherence violations is a challenging problem because internal

indax Terms

Controlled Indexing

coherence computer testing shared memory systems virtual machines

Non-controlled Indexing

issuance maximal window multiprocessor hardware native operating system program interrupt register shared execution results exact ordering violations false sharing high performance multiprocessor systems instruction arbitrary instruction streams coherence granule access races coherence violations completion times deterministic location simulation models static checking test floor, yerification test program test yectors weakly ordered

Author Keywords
Not Available multiprocessor systems

References

No references available on IEEE Xplore.

Citing Documents

No citing documents available on IEEE Xplore.

✓ Yiew Search Results

minspec

Help Contact Us Privacy & Security IEEE.org

& Copyright 2005 IEEE - All Rights Reserved



